منابع مشابه
CIDDRAM Mixed-Signal Parallel Distributed Array Processor
AbscrocrWe present a mixed-signal distributed VLSI architecture for massively parallel array processing, with fine-grain embedded memory. The three-transistor processing element in the array combines a charge injection device (CID) binary multiplier and analog accumulator with embedded dynamic random-access memory (DRAM). A prototype 512 x 128 vector-matrix multiplier on a single 3 mm x 3 mm ch...
متن کاملParallel Path Planning on the Distributed Array Processor
An approach to the path planning problem is presented in which a distributed representation of the workspace is used, and related to it, parallel processing techniques are presented to search the world model. The representation, which is based on configuration space and can be computed in parallel, naturally captures the real world geometry. The search is based on a celhdar automaton and diffus...
متن کاملImage Memory 64 bit Processor Array Processor Array Internal Registers Image Window Data
This work presents the results of the Abingdon Cross Benchmark on the two PAPRICA systems, which are here brieey described focusing especially on their different architectural solutions. Starting from some considerations on their computational paradigm and hardware characteristics, the most eecient algorithm for the Abingdon Cross benchmark is discussed. The algorithm has been implemented on th...
متن کاملFrame-level pipelined motion estimation array processor
A systolic motion estimation processor (MEP) core architecture implementing the full-search block-matching (FSBM) algorithm is presented. A unique feature of this MEP architecture is its support of frame-level pipelined operation. As such, it is possible to process pixels from consecutive frames without any processor idle time. It is designed so that no data broadcasting operations are required...
متن کاملA Dynamically Reconfigurable Weakly Programmable Processor Array
As modern areas of application for coarse-grained reconfigurable systems digital signal processing, multimedia in embedded devices, and wireless communication can be mentioned among others. These fields include different algorithms with varying complexity and speed requirements. In this paper a new highly parameterizable coarse-grained reconfigurable architecture called weakly programmable proc...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: ACM SIGARCH Computer Architecture News
سال: 1973
ISSN: 0163-5964
DOI: 10.1145/633642.803971